clock distribution- calculating delays

nats_ · Mar 21, 2014

Hi,
i have two questions on this topic:

1. how do i calculate a delay of certain component, if all i know is its' input capacitance?
(i have no knowledge of any resistance or even the lines' impedance).

2. given a circuit with a DLL component (like in the image), how do i calculate the insertion delay?

thanks!

rabhishek91 · Jul 24, 2014

If you are talking about simple gates or simple path below might be helpful to you.

Delay has two components = Effort delay + Parasitic delay
D= F+P
where,
F= g*h ('g' is logical effort,'h' is Electrical Effort)

g = Capacitance of diffusion/ Capacitance of reference inverter
h = Capacitance of output/ Capacitance of input

P = Diffusion cap at output/ Diffusion cap of the reference inverter (Parasitic delay of a gate is the delay when gate drives at zero load).

Look at few examples in the picture.

Feel free to correct me if i am wrong.

FYI - These pictures are not owned by me. It is used just as a reference.

clock distribution- calculating delays

nats_

Newbie level 6

rabhishek91

Newbie level 5

Attachments

Similar threads

clock distribution- calculating delays

nats_

Newbie level 6

rabhishek91

Newbie level 5

Attachments

Similar threads

Privacy & Transparency

Privacy & Transparency