cm64
Newbie level 6
- Joined
- Jan 7, 2019
- Messages
- 14
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 118
Thanks for the answer. At the moment requirements relay part is not known(I guess a few ms is fine). The relay should be released manually.Hi,
4MHz means 250ns.
50% duty cycle means 125ns ON and 125ns OFF.
My solution:
* Buffer (my be omitted)
* D||R and a C to GND ( buffer discharges capacitor fast. R charges capacitor slowly)
* Schmitt trigger connected at C
Choose R x C in a way that the schmitt trigger gets activated after about 250ns of no LOW.
Please define relay timing and operation mode:
* it should be operated when a (single) pulse is missing. (this takes about 250ns, but for the relay contacts may be delayed by several milliseconds)
* but when and how should the relay release? Manually? after time?
Klaus
Do you need to detect if just one pulse is missing?I need a circuit which can turn on a relay if a pulse is missing.
I meant the circuit should be able to detect the first missing pulse and activate the relay(latch it forever so system stops).Do you need to detect if just one pulse is missing?
Can you provide/sketch a circuit how to use this IC for this purpose?The most reliable, simplest,and cheapest solution is the logic retriggerable one shot IC, the 74LVC1G123. $0.15 (1) and comes in DIP and SMD 5ns retriggerable time from 100 pF 2% NPO and 2k 1% to detect a single missing pulse allowing about 10 ns after a 250 ns interval with no expect clock edge.
You may choose a different R value if you wish, with a spec. RC = kT see fig 14 . NPO caps are most accurate. https://www.digikey.ca/en/products/detail/nexperia-usa-inc/74LVC1G123GT-115/3679031
Can you provide/sketch a circuit how to use this IC for this purpose?
I've not verified this , but there will be correlation except k factor is inversely related to C , k( HC ) reduces with rising f smaller C while k(LVC) rises with reducing C and both sensitivity (slope rise with smaller C). Yet LVC version is <50% of the RdsOn (22~25) HC class (50~66) [nominal] of CMOS at Vdd rated.I think you will find if you do worst case error budget on timing you will
find this suffers same problems as all 74HC. Passive tolerances, T and V
effects, wide sloppy threshold range, etc, power sequencing causing false
triggers.....
But if this is a one off design go for it, you can put pots in to adjust circuit
by hand.
Page 11 -
Regards, Dana.
Will the pulses ever start again after they stop?I meant the circuit should be able to detect the first missing pulse and activate the relay(latch it forever so system stops).
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?