Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Chip Footprint effect on Impedance

Status
Not open for further replies.

azim.roslan

Newbie level 4
Newbie level 4
Joined
Feb 1, 2011
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Malaysia
Activity points
1,307
hello guys,

Is there any effect of chip footprint on PCB with Impedance? What i means is, if the chip footprint is changes, in term of dimension (length), is this changes will affect the impedance performance? Or, the impedance is based on trace design only?

please advice, thanks. :)
 

Hello azim.roslan,

Chip footprint varies it's impedance by additional layout parasitics. Generaly it's appreciability grows up with frequency range. But if you have, for example, 50 Ohm chip interface, you can calculate necessary pad width and then correct it on the footprint. Second you can correct PCB stackup for necessary impedance of the known pad width. After you can use S-parameter data to simulate your RF/microwave without any pad parasitic model.

Kind Regards,
Paul
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top