Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Chess clock - can you point out errors in my design?

Status
Not open for further replies.

grunai

Newbie level 1
Newbie level 1
Joined
May 12, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
10
Hello!

I am planning to build my own chess clock based on Atmega8. I don't have experience in designing circuits so I would really appreciate your help in finding errors in my schematic.

Best regards,
grunai.

 

Component pins over wires, what is the reason to see some dots near to them.
Could simplify the schematic using GND net identifiers instead of connect all them.
 

Possible problems I can see:

Do you need pull-up resistors on PD0, PD2 and PD3? What voltage will be on the pins if the links are not fitted?
You can save components by using a 7805 regulator.
Your multiplexing needs to send 16 bits per pair of digits, 64 bits to display complete numbers, you may not get optimal speed or brightness from the LEDs.
The CD4094 outputs are only rated to sink 0.88mA so the LEDs will be very dim anyway.
Does the ATMEGA8 need an oscillator and reset signal?

Brian.
 

Hi,

place a 100n ceramic capacitor next to VCC and GND of each IC.

Klaus
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top