Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Charging bit-line and bit-line-bar in DRAM

Status
Not open for further replies.

Prasanna Kumar

Member level 3
Member level 3
Joined
Dec 30, 2004
Messages
58
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
686
Hi,

I am not able to understand the following points in DRAM .

1] In the " Read Mode" of an DRAM we have to charge the bitline to a " pre-charge" value. Why ?
2] The read-out of 1T DRAM cell is destructive. Why ?

Is this only with DRAM or we have to charge both the bit-line and bit-line-bar in the SRAM also.

please explain.

Thanks in Advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top