change of error signal to fuzzy controller implemented FPGA

Thread starter somasekhar
Start date Nov 9, 2004

Status: Not open for further replies.

Nov 9, 2004

somasekhar

Newbie level 2

hi all,

did any one of know how to give a change of error signal ( i. e time derivative of error signal) to a fuzzy controller implemented on FPGA.

i s there any method of implementing time derivative in VHDL

please help me.

Somu

Warning. EDA E-books Upload/Download is not for this kind of posts, read the rules. Topic moved.
/pisoiu

Status: Not open for further replies.

Similar threads

I
Handling signal rate error in FPGA
- Started by Igloo2
- Aug 19, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
M
FPGA LCD Text that changes depending on the mode
- Started by MICHIN
- Nov 12, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
L
FPGA details
- Started by Luosi
- Sep 10, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
G
can we design FPGA?
- Started by gary36
- Oct 29, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design

change of error signal to fuzzy controller implemented FPGA

somasekhar

Newbie level 2

Similar threads

Privacy & Transparency

Privacy & Transparency