Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Challenges with eFPGA Data Processing in My Current Setup

Tim12368

Newbie
Newbie level 1
Joined
Aug 22, 2024
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
16
I'm working on a project where I’m using an eFPGA to handle some real-time data processing tasks. The goal is to offload specific computations to the eFPGA to enhance performance.

The main issue I’m facing is with the data transfer between the eFPGA and the main processor. I’ve set up DMA to facilitate this, but I’m not achieving the expected data throughput. Specifically, I’m encountering problems with inconsistent data rates during transfer and difficulties in synchronizing the clock between the eFPGA and the processor. The timing mismatches are causing delays, which is impacting the real-time performance I need.

I’ve tried adjusting the clock frequencies on both the eFPGA and the processor, experimented with different buffer sizes, and even looked into alternative transfer protocols like SPI instead of DMA, but the results haven’t improved much. It feels like I’m missing something critical in the setup.

Has anyone here worked with eFPGA in similar situations? I’m looking for any advice on what might be causing these issues or how to optimize the setup. Any tips or experiences would be greatly appreciated!
 
What can you simulate? The normal FPGA workflow is to reproduce and fix problems in simulation.
Trial and error on real hardware is often a waste of time.
 
Last edited:

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top