Non AMP

Challenges in Design Flow and functional verification in Front end

Thread starter amitk3553
Start date Jun 7, 2013

Status: Not open for further replies.

Jun 7, 2013

#1

A

amitk3553

Advanced Member level 4

Hello all,

Please list the all critical points and challenges of design Flow and verification(Front end).

Regards
cam

Status: Not open for further replies.

Similar threads

K
[SOLVED] Why is the Row Decoder in SRAM Designed with Full Custom Digital Flow?
- Started by kungchuking
- Nov 26, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
B
Problems with placing endcap cells in Innovus
- Started by bongosontan
- Monday at 4:56 PM
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
C
How to declare a define of verilog in design compiler?
- Started by coshy
- Dec 5, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
A
END Cap cells in the design
- Started by Ashokb431
- Jul 22, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
L
setup violation in slow corner and hold violation in fast corner in the same path
- Started by linlinlin38
- Sep 29, 2024
- Replies: 6
ASIC Design Methodologies and Tools (Digital)