Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cells are not honoring regions even after using setPlaceMode -forceFenceRegion true

Status
Not open for further replies.

kapil_vlsi1

Member level 2
Member level 2
Joined
Jun 1, 2009
Messages
46
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,521
cells are not honoring regions even after using setPlaceMode -forceFenceRegion true in Encounter.

Is there a way in encounter how we can make the tool honor regions. Please help.
 

Hi Kapil,

Did u try , something like this

setPlaceMode -forceFenceRegion true -hardFence true -honorSoftBlockage true
placeDesign
checkPlace
refinePlace -hardFence true
checkPlace


also dont forget to add
setOptMode -honorFence true

sometimes during optimization, if your congestion is high , fences would be ignored. so its better to set it up front in deisgn flow.
 
Its working but the main reason why we are giving is to legalize placement. Still some overlaps in standard cell after refine place and setPlaceMode -forceFenceRegion true -hardFence true -honorSoftBlockage true
or do we have to fix it manually.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top