[SOLVED] CDC RTL Simulation vs non-CDC RTL Simulation

Status
Not open for further replies.
K

kungchuking

Junior Member level 3
Joined
Jan 18, 2019
Messages
28
Helped
6
Reputation
12
Reaction score
6
Trophy points
3
Location
Taiwan
Activity points
218
Can simulator like ncverilog simulates the metastability behavior of CDC circuits? How to do simulations with metastability models (RTL and gate-level)?
 

it's not about the simulator support, it's about how the gate is described in verilog. check the .v file that came with your std cell library, it might account for metastability in very funky ways or none at all. in my experience, most models just trigger a warning to the user but don't actually do anything.
 
My .v model didn't account for metastability. I had to find manually turn off timing checks of my synchronizer. Now I know CDC check need to be done by using third-party tool (I used spyglass for this purpose). Thank you for your explanation.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…