Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cascading shift registers

Status
Not open for further replies.

fjpompeo

Advanced Member level 1
Advanced Member level 1
Joined
Nov 29, 2003
Messages
415
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Location
Brazil
Activity points
3,044
How to cascade three 74HCT165 to get a 24bit parallel in / serial out shift register?

Regards,

Fernando
 

Hi Fernando,
Just tie Q7 (pin 9) of the first chip to the serial data input (pin 10) of the next chip. For a 24 bit port, tie all three clock enable input lines together, and the clock inputs together. Hope this gets you started. Keep a close eye on your data sheet, as this will help you a lot. Other questions, or if I haven't been clear: just ask.
Best wishes,
Robert
 

look
you have a 8-bit shift register couple the SERIAL DATA OUT pin of rigester Carry 8 most significant bits to to the SERIAL DATA IN pin of second least significant 8 bits and so on...
when u connect it Enable Parallel Load Pin to Load Data then on each clock pulse when Left or Right Sgift is enabled you can get serial data..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top