Capacitor layouts in advanced VLSI chips

Status
Not open for further replies.

Zarrin

Junior Member level 3
Joined
Jan 24, 2013
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,521
Hello everyone,

I want to know some materials about implementing capacitors in advanced VLSI circuits (below 100nm). First of all, which methods are used to implement capacitors? Based on what i found, currently, MOS capacitors, MIM (Metal-Insulator-Metal) and MOM (Metal-Oxide-Metal) are conventional methods for laying out capacitors. Which method is more prevalent than others? What is the range of variation?

Thanks
 

MOS for density, MIM/MOM for linearity and ESR. Figure 5-10%
Tox control, similar for the valued capacitor dielectric, but
ask your foundry for the control / acceptance limits.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…