Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Capacitor Layout in 0.25um Technology

Status
Not open for further replies.
M

meghna

Junior Member level 3
Junior Member level 3
Joined
May 13, 2005
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,521
Hi,
I am using tsmc25rf as my technology file for making the layouts in Virtuoso. I need to layout a capacitor of value in the range of 1-5pf. What layers should I use to make it. Or is there any other better way (like shorting source and drain). What will be the best option.

Thanks and Regards
Meghna
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top