Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can't Start Verilog_XL from IC 5.0 Schematic View

Status
Not open for further replies.

sunny656

Member level 1
Member level 1
Joined
May 25, 2004
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
382
verilogsimbinary is invalid

Dear RF_Router,

I cannot start the Verilog_XL to perform circuit simulation from the Schematic View of IC 5.0 after initializing IC 5.0 by typing and excuting icfb & at the linux prompt because of the following errors encountered during excution process:

1) "Invalid Verilog executable verilog
Please check existence and / or permission and try again.
Relative pathname are relative to run directory"

2)."User-settable global variable: verilogSimBinary is invalid
Relative pathnames are realtive to run directory
OK/CANCEL abort simulation"

The icons on the left side of Verilog_XL panel are found to be grayed out. I've verified that I have the write permission to the run directory as pointed by the relative path.

Please advise how to fix the problems.

Thanks.


Sunny656
 

Sunny,

Install LDV 5 for linux can solve this problem.

Benny
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top