Non AMP

Can you UL your ASIC2.2, I solved ver1.2 with Synplify 7.03

Thread starter dd2001
Start date Jun 21, 2002

Status: Not open for further replies.

Jun 21, 2002

#1

D

dd2001

Full Member level 4

you ul

I want to test ver 2.2, will share mine with you.

Status: Not open for further replies.

Similar threads

E
[SOLVED] In backend , in which case, I can use the don't use cell ?
- Started by EDA_beginner0
- May 23, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
S
How can I apply my patterns to iscas'89 circuit ?
- Started by sicetn
- Dec 15, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
S
innovus power IO cannot connect with power ring
- Started by Starset
- Apr 17, 2024
- Replies: 11
ASIC Design Methodologies and Tools (Digital)
N
can someone explain with example. ELAB-294: floating pin connected to ground,?
- Started by narendra.04
- Sep 25, 2023
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
U
How can I understand how is GDS connected to Verilog?
- Started by unixdaemon
- Jul 12, 2023
- Replies: 7
ASIC Design Methodologies and Tools (Digital)