Can we automatically translate schematic(or Verilog file ) to layout in Cadence?

[anhtuan]

Hi everyone!

I have some question about Virtuoso Cadence Software .

First, can we tranlate automatic from Schematic to Layout???
Second, can we translate automatic from Verilog file to Layout (like in Digital design
by Synopsys Sofware)??

If yes , what steps to do in Cadence ??
Thanks for your help!!!

 

[Hughes]

Cadence Question!!!

None of them.
But gate-level verilog netlist can be place-and-routed in Cadence's other tools -- not fully automatically.

 

[anhtuan]

Re: Cadence Question!!!

What tool of Cadence for translate from gate netlist to layout??

 

[meitolake]

Cadence Question!!!

First:
Virtuoso XL Layout Editor
second:
ENCOUNTER DIGITAL IC DESIGN PLATFORM

To do it, see Cadence documentation for details.