can I use LPM library in SPARTAN2 ? VHDL!!!??

Similar threads

• E

  Which simulator should I use for verilog?

  • Started by electronicslab
  • Oct 26, 2024
  • Replies: 9

  PLD, SPLD, GAL, CPLD, FPGA Design
• K

  Handling large vectors in VHDL?

  • Started by KrishKrishnaa
  • Aug 7, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  [SOLVED] Delaying the output by 2 clock cycles in FSM in VHDL

  • Started by metamisers
  • Aug 2, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• I

  concatenation in VHDL?

  • Started by irfanraina1@123
  • Feb 27, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  VHDL code to that make text on lcd

  • Started by aiman89
  • Nov 15, 2024
  • Replies: 9

  PLD, SPLD, GAL, CPLD, FPGA Design