Non AMP

Can I set different I/O standards in one bank? (Stratix II)

Thread starter arm_learner
Start date May 14, 2004

Status: Not open for further replies.

May 14, 2004

#1

A

arm_learner

Member level 2

Place and Route Problem

I am using Altera's Stratix II.

Can I set difference I/O standards in one bank?

I got this kind of error.

Thanks

May 21, 2004

#2

Z

zhuoyue

Newbie level 6

Place and Route Problem

you can read it datasheet carefully ,may you can get your answers

May 22, 2004

#3

H

huster

Junior Member level 3

Place and Route Problem

I think you can not

Status: Not open for further replies.

Similar threads

H
How to store Coco training data set in Pynqz2 board
- Started by hudda
- May 25, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
S
how to set global include in synplify, like vivado "set global include"
- Started by skyworld_cy
- Dec 21, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
Signal I/O standard for GTH and GTR
- Started by engr_joni_ee
- Aug 28, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design