Can I leave the deep N-Well terminal floating?

Status
Not open for further replies.

ccw27

Full Member level 5
Joined
Oct 13, 2004
Messages
267
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
2,558
For P+ Poly Resistor is it ok to leave the Deep N-Well terminal floating? How about for Inductor? Can we leave it floating in general?

I ask this question cuz for p+ guard ring it is advisible to use a dedicated potential to bias it otherwise it increases coupling.

So if I don't have a dedicated potential for Deep N-Well P+ Poly Resistor or Inductor is it ok to leave the terminal floating? Will there be any side-effect? Will the device change characteristic once it comes back from fabrication? I believe there is no reverse or forward bias issues if you leave it floating. Any comments will be appreciated !

Thanks
 

Re: Deep N-Well Question

The model file for P+ poly resistor might hold answers. I've seen a small resistor that's formed between P+ and Nwell that has -ve TC and +ve VC. I've also simulated designed with bulk floating. They work OK but who knows what will happen after fabrication. Why not connect it if you can.
 

Re: Deep N-Well Question

I heard that its recommended to tie to clean Vdd or gnd but if you don't have that at your disposition then you should leave the terminal floating
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…