can I instantiate Verilog-AMS module in VHDL architecture...

Status
Not open for further replies.
G

granjan

Newbie level 3
Joined
Nov 11, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,296
can I instantiate Verilog-AMS module in VHDL architecture...:?::???:
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…