Do you know if Debussy can handle Verilog design with various input files coming from different directories. In this case, how can we specifiy the verilog "include" directories ?
one way to do this is to read in all your verilog files including include files one at a time and then save a session. from then on all you have to do is to load the session and all your files from different directories will be read in automatically.