Can anyone explain P+/P- CMOS process for me?

Status
Not open for further replies.
M

mike_bihan

Full Member level 3
Joined
Mar 21, 2002
Messages
182
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Visit site
Activity points
1,531
According to my own understanding, this kind of process means that the substrate will all be heavily doped by default. Then, how to prevent it from heacy doping and keep high-resistivety? Which mask can help me to obtain that effect?

However, what does P- mean?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…