Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

calibre lvs port in layout are not recognised issue

saeru cheon

Newbie
Newbie level 1
Joined
Sep 30, 2024
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
Hi all,

I'm working with Calibre for LVS, but I keep encountering the following warning:

WARNING: Short circuit - Different names on one net:

This error keeps showing up, and I'm not sure how to resolve it. I’ve attached the rule file, layout, and schematic I used for LVS.

Can anyone guide me on how to fix this issue?

Thank you in advance

rule file (.svrf) code
1727673505279.png

layout design
1727673477261.png
 
This is called layout debug.

What you show is not a relevant window of the layout.
You should be able to highlight and zoom to errors
which, with the description detail, are trying to inform
you.

One net. Two labels. Pretty plain.

Either you placed two labels on one net or something
is making them merge (like a stray polygon or routing
short).

You've got the viewport, go use it to inspect the
highlighted error net.

Your eye should recognize abnormal net routing that
a short will create from independent, "crossed up"
ones. How the highlighted net differs from any that
"should" be similar, holds clues.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top