Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence Virtuoso Post-layout simulation using Calibre

presun

Newbie
Newbie level 1
Joined
Jan 15, 2025
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
9
Hi I am currently designing a two stage opamp and I am doing post simulation, I have a few questions as I am going through the post simulation.

1. even if I apply VDD to the actual pad, the VDD coming into the circuit is bound to have a slight voltage drop, is there any way to check this?
(I have a picture of the layout in the attachment).

2. in post simulation, I would like to see the current flowing through each stage, but I don't know how to do that.
(Currently, I can only measure the current flowing from VDD (sum of the current flowing from 1st and 2nd stage).
 

Attachments

  • asdf.png
    asdf.png
    45 KB · Views: 12
1. The first thing you can do is to measure point-to-point resistance using Calibre PEX RVE and calculate the voltage drop yourself. More complicated approach would be to run IR analysis, and then check the heatmap of the results.
2. I think that the easiest way would be to annotate operating points of your devices (DC or train) by using View -> Annotations after your simulation with extraction is completed.
Hopefully, that helps.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top