In cadence, no verilog-ams file can't be compilable, did anyone meet the kind of probleme ? like below :
ERROR: Netlister: unable to descend into any of the views defined in the view list: "spectre cmos_sch cmos.sch schematic veriloga ahdl"
Either add one of these views or modify the view list to contain an existing view.