cadence tool implementation

Status
Not open for further replies.
V

vnkt107

Newbie level 3
Joined
Mar 28, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,301
how do we measure standby leakage power for a cmos circuit in cadence tool??
 

thanq for ur reply...so if at al i consider some cmos circuit, u mean i shud add a clock signal to force it either to active or stand by mode...right??
also, can static power be considered equivalent to standby leakage power sir??
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…