cadence mixed-signal circuit simulation problem of verilog-xl

Status
Not open for further replies.

Patrick Yang

Junior Member level 1
Joined
Jul 18, 2013
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,415
Hi guys, I'm using the verilog-XL for mixed signal circuit simulation, however the simulation failed due to following error:

I found in my cds.lib, the software path definition has some problem,when i use "nchelp -cdslib" to complie the following cds.lib file, it happens as the third pic. Its my first time to use this tool, can anyone help me solve this problem? Thank you in advance!

 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…