Cadence layout NMOS p substrate connection

Status
Not open for further replies.
G

gsbkbharath

Newbie
Joined
Sep 9, 2013
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,317
Iam drawing a layout in Cadence for a 2 input nand gate.In the Pull down network i used a p substrate for each of the NMOS. For the lower NMOS i connected the substrate to Ground.But, when i connect the substrate of the upper NMOS to the its source as in the schematic,i get the errors
"p substrate stamp error mult,psubstrate stamp error connect" in DRC. Can't we connect the p substrate of a NMOS to its source directly or we have to use some via?Thanks in advance..
 

The NMOS transistors all share the same p-substrate. So you have to connect the bulk connection of the upper NMOS to the p-substrate, too, not to its source!. The NMOS' bulk is identical to the p-substrate. Just add a P+ contact area next or adjacent to the N+ source, and connect it by via and metal_1 to GND - like the lower NMOS.
 
Hi erikl. But in NAND for the upper NMOS, the body(p substrate) should be connected to source right?
I feel i am lost here.
I have these doubts.
is the p substrate not the body or bulk of the NMOS?
also nwell not the body or bulk of the PMOS?
Thanks again.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…