[SOLVED] cadence drc error GR131_ana

Status
Not open for further replies.
C

c89412564

Newbie level 1
Joined
Feb 24, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
6
Hi all,

I am designing an inverter on cadence, now I have an error I can not solve, please help me...
(Gates not over TG) NOT covered by GRLOGIC) OR ((Gates not over TG) under QT MIM capacitor), must have a RX tiedown by M1 metal

Thank you!

Leon
 

Hi,
You are facing problems with your layout design.
DRC- Design Check Rule .
So, there are issues with your design..You haven't placed the gates well.
Also, Keep in mind the lambda rules while making layouts.

A inverter in Microwind should look something like this :
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…