Cadence DRC Design Error

Status
Not open for further replies.

gerberw1

Newbie level 1
Joined
Oct 22, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
Have an interesting Cadence error, after running DRC, "Has Multiple Stamped Connections". I know what it is, something to do parasitic resistance calculations on more than one substrate connection. Any idea where I can find the info to fix the problem, already tried Cadence help and Google. Have you seen this error? This circuit is an inverter circuit from the Cadence library so the error must be fixable.

THANKS!
 

I have this problem too
It occur even i put only 1 transistor in LSW window!!
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…