Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence....Block diagram

Status
Not open for further replies.

shaikss

Full Member level 4
Full Member level 4
Joined
Jun 18, 2007
Messages
229
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
3,319
Hi,

I am trying to simulate a rectifier with 4-5 number of stages.
I have used pins like RF+, RF- for the +ve and -ve terminals of the RF input and Hi, Lo are the pins for +ve and -ve terminals of the output.
Apart from that, I have used pins like GN+, GN-, GP+, GP- which are used for interconnecting the main and sub blocks.
Now, when I created a block diagram for the first stage, it is throwing warnings that GN-, GN+, GP-, GP+ pins are not being used in symbol.
However, I don't want to use the interconnecting pins reflected in my block diagram.

Shall I ignore these warnings?
What can be done to avoid the warnings?

I have attached the schematic of the first stage and its symbol. Please let me know how to avoid this.

 

put only ONE pin for each i/o terminal and use LABELS for other net connected to these pins.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top