jincyjohnson
Member level 4
- Joined
- Aug 24, 2013
- Messages
- 72
- Helped
- 1
- Reputation
- 2
- Reaction score
- 1
- Trophy points
- 8
- Activity points
- 436
whether i can do testing of ISCAS benchmark circuit using scan technique and test patterns. also want to estimate power ,area and fault coverage.actually it is done using synopsis tool.in cadence whether i have to write code in verilog or Vhdl.plzz replyy