Cadence ahdlLib: which model to use ahdl or veriloga?

[borodenkov]

ahdl and veriloga

In the ahdlLib in Cadence there are "ahdl" and "veriloga" views. The synthax is different.

I am confused with the difference between them. "veriloga" should be a Verilog-A model. It seems that "ahdl" stands for SpectreHDL language - what is it?

Which model is better to use?

 

[field_catcher]

Re: ahdl and veriloga

As far as I know, ahdl is phasing out. Verilog-A is the one to use. Verilog-A is the analog subset of emerging language Verilog-AMS.

 

[geconom]

Re: ahdl and veriloga

Also, ahdl may be replaced by VHDL-AMS.

 

[borodenkov]

Re: ahdl and veriloga

Also, ahdl may be replaced by VHDL-AMS.

I do not think they are similar. I looked more careful at Cadence docs, "ahdl" is SpectreHDL, Cadence analog simulation language with syntax very close to Verilog-A.

 

[cube007]

ahdl and veriloga

I know AHDL only as Altera HDL for digital designs. The nomenclature is a little bit confusing.