Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
for example,the FSM :IDLE,s1,s2,s3,s4,s5,s6.
when some conditions be satistified,the state will goto s1 form idle,and then to s2,s3 till idle.
but when I debug,I found the state sometimes goto s1 form idle,and quickly back to idle!
for addition,I add some pin for debug.I also found sometimes the state was NONE of the "IDLE,s1,s2,s3,,,s6".
when I turn off the option"FSM Complier",I get the TRUE result!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.