bug!! port connection problem verilog modelsim

Status
Not open for further replies.
Z

zxy499495828

Newbie level 2
Joined
Jul 4, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
It is a simple port connection, as seen in the first figure, there is no problem with the port B_mem. But if go to A_mem prot, a error occur, which is "VSIM-3096, imcompatiable with "........" unpack can not assign to pack".
Then I split it like shown in the figure. but when pass the value "H_mem_0" to "A_mem_0". the A_mem_0 becomes high impedance. but the value of "H_mem_0" does not have any problem.
 

Attachments

  • Capture.PNG
    2.6 KB · Views: 113
  • Capture1.PNG
    6.4 KB · Views: 107
  • Capture2.PNG
    8.3 KB · Views: 120

The error message is giving you a hint. Somewhere in your code, which we can't see, you have tried to connect an unpacked array to a packed one, which you cannot directly do. For example:

If you have declared the output of one module to be:

Code: 
output  logic    A_data[15:0];   //This is an unpacked array

And you have declared the input of the second module to be:

Code: 
input logic     [15:0]  B_data;  // This is a packed array

Then at the top level you could not directly connect the two ports and the simulator would complain of a packed/unpacked connection issue such as you are seeing.

Double check your memory modules to ensure that this is not happening.

r.b.
 
Reactions: zel

    zel

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…