Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Buffer After Parallel Port

Status
Not open for further replies.

Compy

Member level 2
Member level 2
Joined
Jan 24, 2005
Messages
52
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
454
Why do we use Buffer After Parallel port and before our circuit..


and m going to interface my all 8 parallel bits .. which buffer Ic will be best.. thanks
 

Most likely to separate your circuit from port's data lines, but I don't see many advantages of doing so. A buffer IC (such as 74HC/LS245, this answers your 2-nd question, it is 8-bit non-inverting bus transceiver) will not protect PPort unless you use transient voltage suppressor on each data line or use optical isolation ..
 

ok, m using 8 bits to transfer data

what i want to say is , 7 bits of data and 1 clock pulse for my 8-bit shift register parallel in parallel out... but m having problem while matching all 8 signals.. the clock pulse doesnt match with other signal and strange data is saved on my 8 bit shift register..

thats why someone told me to use buffer so that my all 8 bits comming out of the computer will be matched and same as clock pulse so i could save correct data on my shift register.

( remember m using 7 bits of data 1 bit is always ground both in and out of 8 bit shift register )
 

drive strength may be a reason
 

So this is not a buffer problem but a timing problem. If I understand your post you use 7 bits for data transmissiona and the 8th bit as clock.
One option will be to use STROBE signal (pin1 of the Parallel Port) to write data into the shift register and disregard the clock bit. Can you use the STROBE signal?
If not, another option is to use a short-pulse monostabile with a delay trigged by the clock-bit. This will ensure that data bits carry the valid levels during transition on the click bit.
 

mm.... ok
then.. which circuit will be fine
555 timer

or

74HC123 ...
 

the need of buffer is mainly current amplification.

I used 74LS244.
The main pbm i faced when interfacing with sinking current by the port.
Second one is the control port is open-collector

For more i had written in my e-book u can get it from www.bibinjohn.tk
 

I guess 123 will be the one as you need first a very short dalay (1/2 123) and then the write pulse (2/2 123) ..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top