Breakdown voltage of si ldmos

Status
Not open for further replies.
S

suman.chahar87

Newbie level 3
Joined
Sep 2, 2014
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
24
I don't find out the nagative gate breakdown voltage of si LDMOS in ATLAS silvaco simulator
 

Maybe because this is oxide rupture, not silicon "breakdown"
(which has better-understood impact ionization / avalanche
mechanisms in a material whose composition is pretty well
known - gate oxide, there are many nuances as far as the
defectivity, growth-mechanics-driven density / uniformity
of bonds & vacancies, even gross composition).
 

suman.chahar87 said:
I don't find out the nagative gate breakdown voltage of si LDMOS in ATLAS silvaco simulator
Click to expand...

Can you tell me which type of result/plot between drain current and drain voltgate at gate voltage 0v, -10v and further increase in negative voltage we get in LDMOS device ?
At Vgs=0V we don't get the zero current so why we could not success whats the reason for this .
And in run time process we found a warning that one contact bot sides of junction whats its means and whats problem plz help me to find out the proper result .
In LDMOS , we use only uniform doping or gaussian distribution in atlas silvaco simulator and at channel also I use only uniform doping .
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…