Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Boundry scan testing ( BST)

Status
Not open for further replies.

jay_ec_engg

Full Member level 3
Full Member level 3
Joined
Jun 19, 2004
Messages
155
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Location
India
Activity points
1,581
Hi friends

I used boundry scan testing JTAG-BST [/b]configuration on my PCBfor ALTERA -ACEX1K series CPLD ...and also PS configuration for loading my program... but i dont know how BST works exactly.. i have just searched materials.. but coudnt understand what is to be done with BST ???
For wat it is used ?? and how to use ??

i read
https://www.altera.com/literature/an/an039.pdf
but coudnt understand anything..

help for my query.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top