Boundary Cell in Core Chip

Status
Not open for further replies.
A

akhil_psm

Newbie level 4
Joined
Dec 1, 2019
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Bengaluru
Activity points
30
Is any difference between the endcap cell and boundary cell (other than technology node)?
why we placed the boundary cell at boundary of the core area of the chip?
 

akhil_psm said:
Is any difference between the endcap cell and boundary cell (other than technology node)?
why we placed the boundary cell at boundary of the core area of the chip?
Click to expand...

I don't know what you mean when you say boundary cell. endcap is clear, that is industry lingo. this is how you terminate std cell regions.

The term PR boundary is used, but there is no cell that determines the boundary, it is a region.
There is also boundary scan, but that is a whole different thing.
 

I think your "boundary cell" refers to welltap cell, which is placed every constant distance over the chip. I was once told that welltaps are used to tie the power ground of std cells to their respective voltage levels; while endcap cells help to reduce DRC errors.
 

kungchuking said:
I was once told that welltaps are used to tie the power ground of std cells to their respective voltage levels; while endcap cells help to reduce DRC errors.
Click to expand...

both assertions are incorrect. endcap cells are about well termination and timing consistency, regardless of cell location (near or far from an edge). welltaps are about bulk/well connections, not rail connections. see https://vlsi.pro/physical-only-cells-welltap/#WellTap
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…