Non AMP

Bottom-up Back-end design

Thread starter Fahmy
Start date Apr 25, 2014

Status: Not open for further replies.

Apr 25, 2014

#1

F

Fahmy

Full Member level 2

Does anybody have any materials (tutorials , presentations, examples , ... etc) about bottom-up Back-end design using Cadence Encounter ?

Status: Not open for further replies.

Similar threads

Y
[SOLVED] How to design decade up down counter ?
- Started by yujeong
- May 29, 2024
- Replies: 14
ASIC Design Methodologies and Tools (Digital)
C
Debugging `make: 'run' is up to date.`
- Started by coshy
- Jul 10, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
A
END Cap cells in the design
- Started by Ashokb431
- Jul 22, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
M
What is the meaning of this block in Cadence Virtuoso? My first time designing a layout, and this pops up randomly. (DIFFCON)
- Started by mahesh_namboodiri
- Sep 20, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
C
[SOLVED] How to resolve Timing Violation in back annotation with post gate level simulation?
- Started by coshy
- Dec 27, 2023
- Replies: 15
ASIC Design Methodologies and Tools (Digital)