Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Reply to thread

All the more reason to perform square wave step load tests  for static %error DC load and AC dynamic sq. wave load %error.

Find the step frequency with a BJT active load to find  where error begins to  amplify the V step error  from low f to high f.

This is where the gain margin is poorest and attenuates error feedback resulting in more error.( if poorly designed current compensation)


 Compare static load errors with dynamic square wave loads and make a design budget to include all sources of error.


Part and Inventory Search

Back
Top