Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

BJT Gilbert Cell with Emitter-degeneration

tomrett

Newbie
Newbie level 1
Joined
Jul 16, 2024
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
19
Hello forum,

im trying to design a Gilbert cell mixer and im stuck on one requirement.

Background: the RF differential voltage swing should above 900mVpp (currently RF=991.2mVpp). This swing must remain the same. IFm and IFp are equal to 20mVpp while the IF signal frequency is set to 1MHz with a DC voltage level of 1.6V. LOp is equal to a DC voltage of 2.7V while LOm is equal to a DC voltage of 2.4V. The power supply voltage VCC is equal to 3.3V.

Im now interested to achieve the following requirement: achieve linear operation for IF differential input voltage swing of 800mVpp. I know i have to use emitter-degeneration, but im not sure how do achieve this, while keeping the RF differential voltage swing above 900mVpp.

What i have tried so far: I tried using a resistor (84.5 Ohm) at the Emitter to increase the voltage drop, but this somehow resulted in a lower voltage drop at IFm_d (i can upload a photo of my derivation, if required).

Has anyone any suggestions? Im fairly new to this topic and i would be happy to receive any helpful input on this.
Thanks!


1721122352786.png
 
In schematics of a simple bjt amplifier often a capacitor is installed in the emitter leg, besides an emitter resistor. The purpose is to allow DC operation of the transistor, while giving high gain to the AC component. I believe this is often done in rf circuits though I don't know what is the custom in Gilbert cells.
 
The operation of your circuit has differential input signals across Vbe pairs which is very nonlinear.
Whereas the circuit I showed has 4 independent matched current sinks with lots of headroom for the current sources to allow 4Vpp on either input.

The output has a differential gain of 4 to max rail to rail 29Vpp output using CMOS R2R.
It might not be what you need though.

1721161223775.png
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top