Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Biasing for low noise Op Amp

Status
Not open for further replies.

tia_design

Advanced Member level 4
Full Member level 1
Joined
Feb 22, 2005
Messages
113
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
2,217
I designed a low noise Op Amp, how can I design biasing network to avoid adding too much noise into the circuit? Should I design low noise bandgap for each biasing point?
 

A correctly designed low-noise op-amp is not very sensitive to bias noise.
Not to say you can adopt a completely careless approach to biasing, but bias noise qualities are less important.
 

An ideal symmetric opamp surpress the common mode noise components from the bias. If the opamp is used in circuits which have to reject some big signals the common mode noises get modulated by the big signal and distort the wanted small signal. So in addition to AC small signal noise optimisation run a period noise analysis with a blocking signal.

Other optimisations are:

1. Maximize gm/I which lowers also noise.
2. Use voltage gain in the first stage (5-10) so noise is only from the diffpair.
3. Scale bias network current not to low in comparison to signal (20-50%)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top