[SOLVED] Behavioral description in asic design flow

lakshmikalyani · Jan 5, 2014

Sir can you explain behavioral description in asic design flow
and
what is the difference between functional verification and logic verification in asic

sam536 · Jan 6, 2014

Behavioral Desc : RTL can be modeled in different ways. one of them is to just to verify the understanding of your logic. write like C code and verify the idea, which cant be synthesizable. The constructs used in behavioral cant be synthesized and cant use for final ASIC signoff. Read JK bhaskar Verilog to understand more.

Functional and logic verification may be same. it used in different contexts.

lakshmikalyani · Jan 7, 2014

sam536 said:
Behavioral Desc : RTL can be modeled in different ways. one of them is to just to verify the understanding of your logic. write like C code and verify the idea, which cant be synthesizable. The constructs used in behavioral cant be synthesized and cant use for final ASIC signoff. Read JK bhaskar Verilog to understand more.

Functional and logic verification may be same. it used in different contexts.

thank you sam

[SOLVED] Behavioral description in asic design flow

lakshmikalyani

Member level 1

sam536

Full Member level 5

lakshmikalyani

Member level 1

Similar threads

[SOLVED] Behavioral description in asic design flow

lakshmikalyani

Member level 1

sam536

Full Member level 5

lakshmikalyani

Member level 1

Similar threads

Privacy & Transparency

Privacy & Transparency