Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Behavior of a Transistor

Status
Not open for further replies.

bhoke

Newbie level 4
Newbie level 4
Joined
Sep 26, 2013
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
32
Hi to all,

I have a question about the behavior of a transistor.


input.jpg

A voltage source with 50Ω impedance generates voltage. Waveform of Vin is shown above(it varies between -2 and 4 Volts), and the total circuit is shown below.

powercirc.jpg

Positive level of Vin is being changed, while negative level is being kept same. As a result, figures below show the voltage waveforms of Vc and V1.

osci.jpg


Orange line shows the Vc(5V/div), Purple line shows V1(2V/div). Can you explain the behavior of the transistor in this circuit?
 

In brief, you see the effect of storage delay in saturated switching.
 
  • Like
Reactions: bhoke

    bhoke

    Points: 2
    Helpful Answer Positive Rating
In brief, you see the effect of storage delay in saturated switching.

Thank you for your answer, but I have one more question.

Well, why does storage delay change as positive voltage level changes?
 

Base charge increases with excessive base current, discharge current is kept constant.
 
  • Like
Reactions: bhoke

    bhoke

    Points: 2
    Helpful Answer Positive Rating
This is normal behavior of a bipolar junction transistor. It is also present in any PN junction. When you supply more current then you need to almost saturate the transistor, some of the current is stored in the form of base charge.

During your negative half of the pulse, this charge has to be removed before Vbe drops to a level where the transistor goes to off-state. The charge removal take time. This charge is not because of depletion layer capacitance (as used in varicap diodes), it really depends on current.

In the transiistor model this effect is modelled with the reverse transit time parameter. This value is 50...200 higher then the forward transit time parameter.
 
  • Like
Reactions: bhoke

    bhoke

    Points: 2
    Helpful Answer Positive Rating
Thank you very much. I got it.
 

Deep saturation is sometimes avoided by placing a schottky diode parallel to the BC junction (baker clamp). Excess base current turns on the schottky diode (as the voltage drop is around 0.4V instead of 0.7V for the BC junction). This bypasses the BC junction and the current adds to the collector current.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top