Bandgap voltage simulation

Status
Not open for further replies.
C

chunlee

Advanced Member level 4
Joined
Jan 3, 2005
Messages
110
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
978
hi,

i'm design a bandgap voltage and simulate it with hspice. how can i simulate and validate my bandgap design correct or not without using startup circuit?

is it using .tran xx xx uis and .ic v(x)=xx to initialize some node to the specific voltage?

thanks.
 

make transient analysis and put a pulse on the vdd or the enable if exists.
 

Remove the start up circuit the circuit will usually work. sometimes the permofrmance even improves.
 

Remove the startup ckt from ur bandgap reference,but remember that the operating point of bandgap ckt is resetted and ensure the bias voltage of bandgap reference is ok.
Run!
 

start performance need to careful simulation in different temperature.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…