Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Bandgap in SOI - request for resources

Status
Not open for further replies.

jt_rf

Member level 2
Member level 2
Joined
Oct 19, 2006
Messages
43
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,546
Bandgap in SOI

Hi,

Has anyone tried for bandgap on SOI?
how are the results (variation percentage of bandgap voltage)?

kindly f/w any docs regarding this.

thanks in advance.

regards,
JT
 

Bandgap in SOI

I designed one in Xfab's SOI - XI10. Unfortunately I don't have the test results - all I know from the customer was that it "worked fine". It was tested up to 275C.

I used two diodes in series for one junction and a multiple of 4x for the other.

Keith.
 

Re: Bandgap in SOI

keith1200rs said:
It was tested up to 275C.
But surely wouldn't work at that temperature. Intrinsic silicon! :-(
 

Bandgap in SOI

Well it was designed & specified for use up to 225C, but I was told they tested it to 275 to see what happened!

Keith
 

Bandgap in SOI

I've designed and tested parts up to 300C, and still had tolerable
functionality. 8-bit ADC, 40V op amps, etc. all work fine as long
as you have the big lightly-doped junctions under control.
SOI does that.

I never looked at a bandgap though. I would rather do a zener
reference if I had the headroom, a lot simpler to make temp-
stable / linear.

If you fit the models past where you will operate, you can
design. It's extrapolating from (say) a 125C data point by
another 150 degrees, that's liable to give you a hoax.

The most annoying things I see on SOI bandgaps, which I have
done (but not taken to high temp) are RTN and kink effects. The
former can result in a bimodal output voltage, which can't be
modeled, is very random (duh) and can bother testing in
production (especially if drift is spec'd, not just a fat window).
The latter I have been modeling behaviorally as an overlay
excess drain conductance.

You will likely find that similar stuff is needed for temperature,
older models (do not know about BSIMSOI et al) did not model,
but neglected generation /recombination currents which are
the big deal at high temp.
 

    jt_rf

    Points: 2
    Helpful Answer Positive Rating
Bandgap in SOI

I just checked my SOI bandgap design and there was certainly something about to happen above 235C according to the simulations - a reversal of the normal bandgap curve, probably due to leakage. Still within spec at 275C though.

Keith.
 

    jt_rf

    Points: 2
    Helpful Answer Positive Rating
Re: Bandgap in SOI

thanks everybody for ur valueable inputs
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top