axi master controller

Status
Not open for further replies.
Hi

i huv designed verilog code for single master and single slave for AMBA3 AXI
now i want to calculate latency and throughput for axi rtl code
will u plz help me?

dont use sms of short hand typing.. consider this as warning...

Your post and thread will be deleted if repeated
Click to expand...
 
Last edited by a moderator:

I think you need to write a AXI bus monitor to analyze the latency and throughput , it can be a SV or verilog model!
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…