Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

axcache, axprot and axqos values for dma data transfer

Status
Not open for further replies.
A

amiraltaf221

Newbie
Newbie level 3
Joined
Jan 21, 2021
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
82
I am working to understand the DMA which has an APB4 slave interface for configuration and a AXI4 master interface for DMA transfer. As AXI4 has axcache, axprot and axqos signals, I want to know that for a valid DMA transfer what will be the appropriate values for these signals considering memory-to-memory, memory-to-peripheral, peripheral-to-memory and peripheral-to-peripheral data transfers?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top