Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The B-E junction of Q2 is critical here, with zero bias it works rather like a diode to rectify the signal passing through C1.
As Q2 conducts it bring the top end of R5/C2 nearer to ground potential so Q1 conducts more and makes the bottom end of the potential divider R3/Q1 Rds drop the signal to the IC. Note that Q1 must be a JFET for this to work, in other words it is more conductive between drain and source when there is no Vgs and it's effective resistance increases as the gate is made more negative with respect to its source pin.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
